Teledyne-lecroy QPHY-DDR3 User Manual Page 14

  • Download
  • Add to my manuals
  • Print
  • Page
    / 44
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 13
14 917717 Rev C
READ Burst Operation
During a READ or WRITE command, DDR3 supports BC4 and BL8 on the fly using address A12 during
the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).
A12 = 0, BC4 (BC4 = burst chop, tCCD = 4).
A12 = 1, BL8.
A12 is used only for burst length control, not as a column address.
Figure 5. READ Burst Operation RL = 5 (AL = 0, CL = 5, BL8) [JESD79-3D Figure 25]
Figure 6. READ Burst Operation RL = 9 (AL = 4, CL = 5, BL8) [JESD79-3D Figure 26]
Page view 13
1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 43 44

Comments to this Manuals

No comments